

2

**AD-A233 390**

**Technical Report 1376**  
November 1990

# **Laser Processing of Silicon on Sapphire (SOS) for Fabrication of Bipolar Transistors**

B. W. Offord  
S. D. Russell  
NOSC

K. H. Weiner  
*Lawrence Livermore National Laboratory*

DTIC  
ELECTE  
APR 11 1991  
C D

A-1

Approved for public release; distribution is unlimited.



91 4 10 099

# **NAVAL OCEAN SYSTEMS CENTER**

## **San Diego, California 92152-5000**

---

**J. D. FONTANA, CAPT, USN**  
**Commander**

**R. M. HILLYER**  
**Technical Director**

### **ADMINISTRATIVE INFORMATION**

The research presented in this work was funded by Lawrence Livermore National Laboratory and sponsored by the United States Department of Energy under contract W-7405-Eng-48.

Released by  
G. A. Garcia, Head  
Research and Technology  
Branch

Under authority of  
H. E. Rast, Head  
Solid State Electronics  
Division

### **ACKNOWLEDGMENTS**

The authors wish to thank the members of the Battery Ashburn fabrication lab for their assistance in fabrication and testing; in particular, Shannon Kasa and Sue Dumas for oxide etching techniques, Charlie Young for photoresist techniques, Wadad Dubbleday and Stan Clayton for metal deposition and etching techniques, and Mike Wood for automatic test programs.

# CONTENTS

INTRODUCTION .....	1
PROCESS DEVELOPMENT .....	3
Modeling .....	3
KOH Etch .....	3
Laser Mask Requirements .....	8
Aluminum-to-Oxide/Self-Alignment .....	8
FABRICATION OF BIPOLAR TRANSISTORS IN SOS .....	12
RESULTS .....	13
Dopant Profiles .....	13
Base-Collector Diode Data .....	13
NPN Transistor Data .....	16
CONCLUSION .....	23
REFERENCES .....	25

## FIGURES

1. 2.0 $\mu$ m SOS starting material, cleaved and defect etched. ....	2
2. Process for laser-annealing base, emitter, and extrinsic base implants. ....	4
3. Lot 819 simulated doping profiles. ....	6
4. SEM photo of bulk KOH etch. ....	7
5. SEM photo of SOS KOH etch. ....	7
6. Idealized masking structure for laser annealing. ....	8
7. SEM photo of DRYTEK-etched Al. ....	10
8. SEM photo of DRYTEK-etched Al, TEGAL etched oxide. ....	10
9. SEM photo of reflowed resist, oblique view. ....	11
10. SEM photo of reflowed resist, cross-sectional view. ....	11
11. SEM photo of finished NPN transistor. ....	12
12. Doping profile of laser-annealed (100 ns) extrinsic base. ....	14
13. SIMS profile of laser emitter. ....	14
14. SIMS profile of laser base. ....	15
15. SIMS profile of furnace base. ....	15
16. Spreading resistance profile of emitter/base on a bulk test wafer. ....	16
17. Collector current of an SOS NPN transistor vs. melt duration. ....	18
18. Gummel plot of bulk wafer 3, 83 ns, 1x8 $\mu$ m emitter. ....	18
19. Gummel plot of bulk wafer D70, 83 ns, 1x8 $\mu$ m emitter. ....	19
20. Gummel plot of bulk wafer D70, 68 ns, 1x8 $\mu$ m emitter. ....	19
21. Gummel plot of bulk wafer D70, 57 ns, 1x8 $\mu$ m emitter. ....	20

22. Beta vs. IC, wafer 3. ....	20
23. Beta vs. IC, wafer D70. ....	21
24. IC vs. VCE family of curves for bulk wafer 3, 83-ns emitter, 500-nA steps. ....	21
25. IC vs. VCE family of curves for SOS wafer D71, 83-ns emitter, 500-nA steps. ....	22
26. IC vs. VCE family of curves for bulk wafer 3, 57-ns emitter, 500-nA steps. ....	22
27. IC vs. VCE family of curves for SOS wafer D71, 57-ns emitter, 10- $\mu$ A steps. ....	23

## TABLES

1. Methods used to obtain an idealized masking structure. ....	9
2. Wafer processing conditions. ....	12
3. Measured diode parameters. ....	13
4. Diode breakdown voltages. ....	16

## INTRODUCTION

The very large scale integration (VLSI) of microelectronic devices and the future downscaling of electronic systems require dielectric isolation to overcome problems associated with conventional junction isolation such as latch-up, unscalable vertical dimensions, and increased leakage at elevated temperatures (Ref. 1). Silicon-on-insulator (SOI) technologies achieve this dielectric isolation. SOI technologies promise to offer increased device performance by reducing parasitic capacitance and interconnect delay and by increasing radiation hardness. Many examples of SOI technologies are known, but they have had limited degrees of success and have lacked process maturity (Ref. 2). In SOI technology, small islands of silicon which contain the individual device are fabricated on an insulating substrate and are then interconnected in the normal way. Problems associated with these technologies generally are due to the difficulty of achieving or the inability to achieve "device quality" silicon on an insulating layer. "Device quality" requires silicon layers having neither crystallographic defects nor impurities which prevent the fabrication of functioning devices.

One SOI technology that has been investigated employs epitaxially grown silicon-on-sapphire (SOS). Early attempts at fabricating device quality SOS have been documented (Ref. 3). Since then, techniques have been developed to improve the near interfacial region for thin silicon layers on sapphire such as solid-phase epitaxy (SPE), double-solid-phase epitaxy (DSPE), and solid-phase epitaxy and regrowth (SPEAR) (Ref. 4-6). These techniques, however, do not provide device quality material for devices having more stringent materials requirements, such as bipolar junction transistors and charge-coupled devices (CCDs), which require thicker films and high-quality epitaxial layers (Ref. 7). Previous attempts at fabricating bipolar devices in SOS have been blocked by materials defects (Ref. 8) (see Fig. 1). The inability to achieve silicon epitaxially grown on sapphire without dislocations, slip planes, and twin defects results in a failure mechanism for devices caused by "diffusion pipes." Diffusion pipes are crystallographic defects which allow paths for dopant atoms to diffuse (or migrate) during high-temperature anneals. The anneals are critical in the processing of semiconductor devices in that they allow the electrical activation of ion-implanted dopant atoms. Therefore, the diffusion of dopant from one junction into another (e.g., from the emitter to the base) results in leaky or shorted devices. It is not surprising, then, that the research and development of high-quality crystalline films on sapphire and of novel processing techniques are important to improved SOS device fabrication.

The laser processing of materials has been investigated for a variety of applications and is being used in the semiconductor processing of silicon VLSI in such applications as laser-assisted etching (Ref. 9, 10), chemical vapor deposition (CVD) (Ref. 11), and alloy formation (Ref. 12), to name a few. The laser activation of ion-implanted dopant has long been known as an alternative to conventional furnace annealing (Ref. 13, 14), and techniques such as gas immersion laser doping (GILD) have proven valuable in the formation of shallow junctions in bulk silicon (Ref. 15, 16). In addition, the excimer laser annealing of implant damage in bulk silicon has been demonstrated (Ref. 17). These studies, however, have been limited to examining the processing of high-quality bulk silicon and have not explored the unique requirements of SOS.

Excimer laser processing has shown advantages over standard processing in the fabrication of bipolar transistors in bulk silicon (Ref. 18). The independent control of emitter and base junction depths, abrupt junctions, square doping profiles, and a high degree of repeatability are some of these advantages. The Naval Ocean Systems Center (NOSC) and the Lawrence Livermore National Laboratory (LLNL) proposed that these advantages could be used with SOS to make high-speed, dielectrically isolated bipolar transistors. Laser processing, with its extremely low thermal cycles, could reduce or eliminate emitter-to-collector shorts due to the diffusion of dopant through the emitter-base junction.




Figure 1. 2.0 $\mu$ m SOS starting material, cleaved and defect etched.

Another possible advantage of laser processing on SOS is the recrystallization of the active regions of transistors, thereby reducing defects by terminating them on a melt front.

Incorporating excimer laser processing into a VLSI environment is of critical importance to the ultimate usefulness of advanced devices. The excimer laser processing steps demonstrated at LLNL and the bipolar-on-SOS processes demonstrated at NOSC were merged into a single process compatible with standard processing techniques and designed to lead toward a high-performance, high-yield, reproducible and reliable fabrication sequence. This effort was to address the requirements of both laser processing and state-of-the-art VLSI processing—requirements needed to develop a smoothly integrated, complete process. After the processing integration questions were addressed, a single full-process run was completed in which both bulk and SOS substrates were used.

SOS wafers (100-mm diameter) used in this effort were 2.0- $\mu$ m-thick  $n$ -type silicon epilayer on a DSPE-improved  $n+$  type silicon epilayer on sapphire supplied by the Stanford Research Institute (SRI). These wafers represented the best available SOS material for bipolar applications. NPN bipolar transistors were fabricated in this material by using combinations of furnace and laser annealing and variations in processing. LLNL provided the laser processing, while NOSC's Battery Ashburn North microelectronics lab performed the remaining processing, device modeling, materials characterization, and electrical testing.

This collaborative effort between LLNL and NOSC is described in this report. A discussion of laser processing techniques and requirements will be followed by a description of the fabrication of transistors in SOS. Next, the results of the electrical tests of the transistors are presented. Finally, the conclusions derived from these tests are summarized.

## PROCESS DEVELOPMENT

Using parameters developed under NOSC's bipolar effort, a process was designed with slightly modified parameters to accommodate the different steps needed to laser-anneal the base, emitter, and extrinsic base implants (see Fig. 2). There were two major processing lots in FY90: lots 787 and 819. Lot 787 was processed by laser-annealing the base and implanting the emitter and extrinsic base. At this point, it was noticed that the emitter, collector, and extrinsic base regions were covered with a film subsequently attributed to polymer formation in the plasma etching of the contacts. A number of methods were used to remove this polymer, but none were successful, and the lot was not processed further. What was gained from this lot was (1) knowledge of the process to dielectrically isolate transistors by using a patterned KOH etch, (2) knowledge of how to laser-anneal the base implant by using 100% aluminum on  $\text{SiO}_2$  as a mask on SOS and bulk, and (3) knowledge that a different process needed to be developed to self-align the contact etch and an aluminum laser mask. Details of these results and related process developments are described below.

## MODELING

Implants were modeled using SUPREMI, and the energies and doses were chosen to obtain the doping profiles in Fig. 3. The input parameters for the computer modeling were as follows:

1. The laser-annealed base redistributes dopant uniformly to a depth of 300 nm.
2. The remaining dose in the base after implanting through 60 nm of oxide is  $9.5\text{E}12 \text{ cm}^{-2}$ .
3. The background doping is  $1\text{E}16 \text{ cm}^{-3}$  for SOS.
4. The laser-redistributed emitter/collector and extrinsic base implants have a depth of  $0.15 \mu\text{m}$ – $0.25 \mu\text{m}$ , depending upon the melt duration.


With these parameters, the base width should vary from 150 nm to 50 nm, and the base dose should vary from  $4.5\text{E}12 \text{ cm}^{-2}$  to  $1.5\text{E}11 \text{ cm}^{-2}$ . The base doping concentration was  $3\text{E}17 \text{ cm}^{-3}$ .

## KOH ETCH


Bipolar transistors need to be isolated from each other to prevent parasitic leakage and parasitic transistor action. To optimize performance, they also need a buried, highly doped collector to reduce series resistance. In bulk silicon, this is usually accomplished by a masked implant and subsequent epitaxial growth. Isolation is usually achieved by using guard rings of dopant to junction-isolate the active regions. On SOS, however, the technique implemented here is much simpler and more effective. The transistors are isolated by etching the silicon to the sapphire substrate, leaving islands of silicon where transistors will be formed. The buried layer is formed by implantation into 3000 Å of SOS over the entire wafer and then a silicon epitaxial layer is grown to a thickness of 2.0  $\mu\text{m}$ .

To etch the silicon, we used a KOH solution to selectively etch the  $\langle 100 \rangle$  plane, leaving a slope to the sidewalls of 54.7 degrees. This leads to two advantages: (1) sloped sidewalls mean better step coverage for the metal layer (without using any planarization techniques), and (2) an automatic collector plug is obtained with the emitter/collector implant, thereby further reducing the collector series resistance. The recipe that we used is as follows:


KOH (45%soln)	741 ml
H <sub>2</sub> O	1400 ml
1-propanol	500 ml




(a) Starting material.




(b) After patterned KOH etch.




(c) Laser anneal of base implant.



(d) Photo step for contacts.



(e) Laser anneal of emitter, collector, and extrinsic base implants.




(f) Final structure.

(Contd)

Figure 2. Process for laser-annealing base, emitter, and extrinsic base implants.





(g) Detailed process flow.

Figure 2. Continued.




Figure 3. Lot 819 simulated doping profiles.

The etch was stirred with a magnetic stirrer and the temperature was kept at  $80^{\circ}\text{C}$ . Agitation and temperature control are very important to this etch. Insufficient agitation and temperatures below  $80^{\circ}\text{C}$  will result in a very low etch rate. The etch is endpointed on the SOS wafers visually by observing the wafer become transparent in the field regions. Since the selectivity of this etch to crystallographic planes other than the  $\langle 100 \rangle$  is 100:1, an overetch is not harmful. Figures 4 and 5 are SEM microphotographs of the resulting structure on bulk and SOS, respectively. Note that the corners on the SOS sample behave the same as on bulk-etching along the  $\langle 311 \rangle$  plane, as theory predicts. Although this produces some rounding of the corners, it is acceptable for our application.



Figure 4. SEM photo of bulk KOH etch.



Figure 5. SEM photo of SOS KOH etch.

## LASER MASK REQUIREMENTS

The masked laser step to anneal the base and emitter/collector implants is the heart of the laser bipolar process. The ideal masking structure for the laser anneals is shown in Fig. 6. The material used to mask the laser must be a high-quality reflective material at UV wavelengths that is resistant to ablation. Previous research at LLNL and Image Micro Systems has disclosed the satisfactory use of 100% pure aluminum because it meets these criteria. Experiments were performed at NOSC on the reflectivity of sputtered aluminum (Al) layers to be used as a mask for laser processing. The Al test layers were 100% Al with and without a 350°C preheating. No damage was detected on these layers when subjected to 20 pulses of ultraviolet irradiation at 248 nm with fluences above 1 J/cm<sup>2</sup> (which is sufficient to melt silicon). A secondary ion mass spectroscopy (SIMS) analysis showed no Al driven into the silicon at the edge of the Al mask, thereby allowing the use of our metalization as a laser mask. NOSC's Varian load-locked system was used and found to be superior in reflectivity to non-load-locked systems. This provided an increased flexibility in laser processing by allowing the use of increased laser fluence and its corresponding increase in melt duration and junction depth without ablation of the aluminum mask.




Figure 6. Idealized masking structure for laser annealing.

## ALUMINUM-TO-OXIDE SELF-ALIGNMENT

To address the problem of etching contacts that are self-aligned to the aluminum laser mask, lots 818 and 836 were started. Our bipolar process requires that contact holes in SiO<sub>2</sub> be cut before our emitter/collector implants, and this puts more constraints on our masking techniques than a conventional process in which implants are performed and contacts are aligned to these implants. There are a variety of ways to attempt to achieve the structure shown in Fig. 6. The various methods tried are shown in Table 1. Trials 1-4 were methods that had photoresist (PR) present during the etches of aluminum and silicon dioxide. Trial 5 had the PR ashed off after an aluminum wet etch and then the oxide was plasma etched. Trial 6 had the PR reflowed after a wet metal etch to pull back the resist to the aluminum edge. Trials 1 and 2 resulted in structures that were unacceptable for the requirements of laser processing because of undercutting of the layers by the wet etches.

Table 1. Methods used to obtain an idealized masking structure.

Trial*	Al		SiO <sub>2</sub>	
	Wet	Dry	Wet	Dry
1	X		X	
2	X			X
3		X		X
4		X		X
5	X			X
6	X			X

- \* In trials 1-3, photoresist was present throughout.  
 In trial 4, Al was dry etched, 2000 Å of oxide was wet etched, and 3000 Å was dry etched.  
 In trial 5, photoresist was ashed off after the Al wet etch.  
 In trial 6, photoresist was reflowed after the Al wet etch.

Special attention was paid to trial 3 (dry/dry) since it was the most desirable profile and ostensibly the most reproducible of all the profiles. SEM photomicrographics of trial 3 profile show vertical side-walls of Al and SiO<sub>2</sub> very much self-aligned to each other (Fig. 7 and 8). The photos also show, however, a particulate problem that shows up after the Al is dry etched and that subsequently micromasks the dry oxide etch. This is unacceptable for subsequent implantation and the laser annealing of the surface. This particulate problem was initially attributed to the Al deposition, but subsequent observation of a deposited 100% Al film and an Al/1%Si film under dark-field illumination showed no particulates.

Observation of previous lots shows that wet etching the Al removes any evidence of speckling and leaves no particulates. Dry etching of the bare 100% Al wafer also removed any evidence of speckle and particles. This leads us to believe that PR is a contributing factor to the particulate problem and not the speckling of the Al. However, one reference (Ref. 19) suggests that the particulates are caused by hillocks or surface roughness in the deposited Al film. The reference suggests a dip in dilute HF to remove the particulates. This was tried to an extreme in trial 4 where 2000 Å of oxide was removed before the rest of the oxide was dry etched. However, since particulates remained, this was only partially successful.

Trial 5 was an attempt to use the aluminum as a mask for a plasma etch of the oxide. Both the Tegal 703 and the Tegal 1513 plasma oxide etchers at NOSC were used with a CHF<sub>3</sub>/SF<sub>6</sub>/He chemistry. This chemistry resulted in polymer formation in the contact holes. A CHF<sub>3</sub>/O<sub>2</sub> chemistry might be used to alleviate this problem. However, as evidenced by the other trials, if there is PR present, the CHF<sub>3</sub>/SF<sub>6</sub>/He chemistry can be used successfully.

Trial 6 involved reflowing the resist after a wet metal etch. This reflow consists of an oven bake at 175°C for 30 minutes (wafers are to be put into the furnace while it is hot) and results in the PR pulling back to the Al edge due to surface tension. The oxide can then be dry-etched with PR present and be self-aligned to the aluminum mask. The SEM of the resultant structure is shown in Fig. 9 and 10.




Figure 7. SEM photo of DRYTEK-etched Al.



Figure 8. SEM photo of DRYTEK-etched Al, TEGAL etched oxide.



Figure 9. SEM photo of reflowed resist, oblique view.




Figure 10. SEM photo of reflowed resist, cross-sectional view.

## FABRICATION OF BIPOLAR TRANSISTORS IN SOS

After these results were obtained, the second full process run was started (lot 819). This was to incorporate the etching process developed in lots 818 and 836. Lot 850 was also started to obtain spreading resistance (SR) and SIMS profiles on unpatterned SOS wafers of the laser-annealed intrinsic and extrinsic bases. Lot 819 took 15 weeks to process, which includes 3 weeks of sending wafers to and from LLNL for laser processing. A SEM photomicrograph of a finished transistor is shown in Fig. 11. The transistor is island-isolated and has an emitter dimension of  $1 \times 8 \mu\text{m}$ .

Groups of wafers in lot 819 were processed differently to obtain comparisons of the furnace and laser annealing of the base implant. In addition, each wafer was processed with variations in the emitter depths, thereby giving a comparison of different base widths. Table 2 summarizes these wafer variations.

Table 2. Wafer processing conditions.

Processing Techniques	Wafer Number				
	1, 2	3	D73, D74, 4	D70, D71	D72
Furnace Base	X	X		X	
Laser Base			X		X
Stanford Oxide Etched		X	X		
NOSC Oxide Etched	X			X	X




Figure 11. SEM photo of finished NPN transistor.



## RESULTS

### DOPANT PROFILES

The resulting dopant profiles as measured by SIMS and SR are shown in Fig. 12-16. The most important feature to note in these figures is the very abrupt junctions in the laser-annealed dopant profiles. Recent theoretical models of desired doping profiles for high-speed bipolar transistors have shown that uniform distribution of the base dopant can increase the base transit time, thereby enhancing device performance (Ref. 20). Conventional annealing techniques cannot achieve these profiles because of the solid state diffusivity of the dopant atoms in silicon and the required subsequent high-temperature processing steps. The uniform profiles shown in Fig. 12-16 exhibit abrupt junctions, thereby allowing ultra-narrow base widths. Furthermore, laser activation of the emitter region, unlike conventional diffusion techniques, does not detrimentally affect the dopant profile of the base.

### BASE-COLLECTOR DIODE DATA

Base-collector diodes were tested and ideality, leakage currents, and breakdown voltages were measured. Ideality factors were derived from the forward-biased characteristics in two places, at the diffusion-dominated region and, at low voltages, the recombination-dominated region. The ideality factor,  $\eta$ , is a relative measure of the quality of the junctions in the transistor when forward biased. An  $\eta$  of 1.0 indicates that diffusion currents are dominating the diode characteristics, while an  $\eta$  of 2.0 indicates that recombination-generation is the dominant current mechanism. Because of the doping of the base and collector, the depletion region extends mostly into the collector and the ideality factor reflects the collector region more than inside the base region. The large ideality factors in the SOS devices indicate recombination from such sources as heavy metals or crystallographic defects. Junction leakage currents are also a measure of junction quality and were evaluated at a reverse bias of -5.0 V. Breakdown voltages were measured on transistors, except in the case of the SOS wafers, where the base-collector breakdowns were measured off of separate base-collector diodes (no emitter present) because of excessive emitter-collector leakage. These results with typical values are summarized in Tables 3 and 4. Leakage currents on the bulk wafers were typically  $7\text{E}-08\text{ A/cm}^2$  and for the SOS wafers were  $2\text{E}-06\text{ A/cm}^2$ . These numbers were comparable to other work done with furnace annealing in bulk and SOS wafers processed at NOSC.

Table 3. Measured diode parameters.

Parameter	Furnace Base		Laser Base	
	Bulk (3)	SOS (D70)	Bulk (4)	SOS (D74)
Leakage ( $\text{A/cm}^2$ )	$7.0\text{E}-08$	$2.0\text{E}-06$	$2.0\text{E}-07$	$1.0\text{E}-05$
Ideality*	1.0-1.1	1.15-1.5	1.0-1.15	1.25-1.55

- \* First number is ideality in the diffusion-dominated region of the current; second is taken from the recombination-dominated region.




Figure 12. Doping profile of laser-annealed (100 ns) extrinsic base.




Figure 13. SIMS profile of laser emitter.




Figure 14. SIMS profile of laser base.




Figure 15. SIMS profile of furnace base.




Figure 16. Spreading resistance profile of emitter/base on bulk test wafer.

Table 4. Diode breakdown voltages.

Junction	Wafer Number				
	1, 2	3	D73, D74, 4	D70, D71	D72
Base-Emitter (V)	-6.0	-6.0	-6 (soft)	-6 (soft)	-6 (soft)
Base-Collector (V)	-55	-40	-25*	-26*	-20*

\* Data on breakdown taken off separate BC diodes.

## NPN TRANSISTOR DATA

Devices were fabricated by using three different laser fluences for the emitter anneal. These different fluences correspond to a variation in melt duration and metallurgical junction depth. The degree of diffusion along crystallographic defects is determined by measuring the collector current ( $I_c$ ) versus the forward voltage ( $V_{BE}$ ). Figure 17 shows these data for an NPN transistor with a  $1 \times 8\text{-}\mu\text{m}$  emitter geometry for various melt durations. Devices with melt durations of 83 ns exhibit significant leakage, with collector current ideality factors exceeding  $\sim 1.2$ . Decreasing the melt duration to 68 ns, by decreasing the laser fluence, results in an improvement in ideality. Melt durations of 57 ns exhibited the most ideal I-V characteristics, with ideality factors  $\sim 1.05$ . These results suggest that unwanted diffusion of dopant in SOS material with crystallographic defects can be inhibited by the nanosecond

thermal processing employed with the excimer laser. These preliminary results have been presented at the 1990 IEEE SOS/SOI Technology Conference (Ref. 21).

Transistors were measured across each wafer, and gummel plots were obtained for the base collector voltage ( $V_{BC} = 0.0$  V) with melt durations for the emitter of 57, 68, and 83 ns (Fig. 18–21). A comparison between the different melt depths in both wafer 3 and wafer D70 reveals an interesting trend. The base currents become more ideal with deeper melt depths (while the collector current on wafer D70 has more leakage with deeper melt depths). This phenomenon can be attributed to unannealed damage from the extrinsic base implant. Only the deepest melt will anneal out all the damage caused by the high-dose extrinsic base implant (see Fig. 3). This will also have a dramatic effect on ideality, as seen in Table 3. Research at LLNL on bulk silicon discovered after this lot was finished that a rapid thermal annealing after laser processing may alleviate this problem by annealing out any residual damage caused by implantation. However, undesirable diffusion of dopant along the aforementioned diffusion pipes may prove this technique inappropriate for SOS. A shallower extrinsic base implant may also help solve this problem.

Details of this diffusion effect are observed on all the wafers. The collector current on wafer D70 shows higher leakage with increased melt depth. This suggests that the longer times and resulting shorter base widths allow dopant to diffuse along crystal dislocations through the emitter-base-collector junctions. Wafer D74 (laser base) also shows this behavior of higher collector leakage with deeper melt depths, but on only one SOS device with a laser-annealed base have we seen base current that was not extremely leaky (this occurred on a device with the longest melt time, reinforcing the idea of longer melt times annealing out damage). Beta vs. IC curves are plotted on a log-log scale for both SOS and bulk wafers and are shown in Fig. 22 and 23, respectively. These curves show the effect of longer laser melt durations on the base width, resulting in higher betas. The SOS curves reflect the excessive leakage currents and nonideality of the base that are apparent in the gummel plots, while the bulk curves are not leaky but are also not flat over a range of collector currents, indicating excessive recombination currents. These curves show that betas near 100 were achieved in SOS over a limited operating range. The range is limited because of leakage current at lower voltages, which we attribute to diffusion pipes and recombination current.

The difference between the electrical characteristics of the laser- and furnace-annealed bases can be attributed to one of two differences in processing: (1) the laser base can have remaining implant damage at the edges of the mask from the laser annealing almost entirely vertically, thereby not annealing the boron that straggled laterally from the implant, and (2) because of the requirements for the laser activation of the base, the surface of the laser base is covered with a deposited, not thermally grown oxide as is the furnace base. Deposited oxides can cause uncontrolled surfaces, thereby creating surface recombination and even inversion at the surface, either one of which can be the cause of excessive leakage currents.

A family of curves for typical devices with 83-ns emitters is shown in Fig. 24 and 25. These figures show functional behavior of the transistors both on bulk and SOS, with the narrowest base fabricated in the lot. The SOS device shows punchthrough behavior, which the bulk device does not. We attribute this to the differences in collector doping and hence a difference in base width between the bulk and SOS. The bulk wafers had a collector concentration of  $1E15$  cm<sup>-3</sup> compared with  $1E16$  cm<sup>-3</sup> for the SOS. This will have the effect of reducing the base width for the SOS devices compared to the bulk devices. A family of curves for the 57-ns annealed emitters is shown in Fig. 26 and 27 (bulk and SOS, respectively) and does not show this punchthrough behavior.




Figure 17. Collector current of an SOS NPN transistor vs. melt duration.




Figure 18. Gummel plot of bulk wafer 3, 83 ns, 1x8  $\mu\text{m}$  emitter.




Figure 19. Gummel plot of wafer D70, 83 ns, 1x8  $\mu\text{m}$  emitter.




Figure 20. Gummel plot of wafer D70, 68 ns, 1x8  $\mu\text{m}$  emitter.




Figure 21. Gummel plot of wafer D70, 57 ns, 1x8  $\mu\text{m}$  emitter.




Figure 22. Beta vs.  $I_C$ , wafer 3.






Figure 23. Beta vs. IC, wafer D70.




Figure 24. IC vs. VCE family of curves for bulk wafer 3, 83-ns emitter, 500-nA steps.




Figure 25. IC vs. VCE family of curves for SOS wafer D71, 83-ns emitter, 500-nA steps.




Figure 26. IC vs. VCE family of curves for bulk wafer 3, 57-ns emitter, 500-nA steps.




Figure 27.  $I_C$  vs.  $V_{CE}$  family of curves for SOS wafer D71, 57-ns emitter, 10- $\mu$ A steps.

## CONCLUSION

Bipolar transistors on bulk silicon and SOS material were fabricated by using laser processing in an attempt to mitigate the deleterious effects on device behavior of the poor crystalline quality of SOS material. Base widths of 500 to 1500 Å and corresponding gains of 94 to 12 were achieved on SOS material. Non-ideal behavior has been attributed to defects and unannealed implant damage. Laser processing seems to have improved leakage on the SOS by not allowing dopant to diffuse through junctions by means of diffusion pipes. This improvement was due to the rapid recrystallization (less than 100 ns) of the silicon material. Continued research into and the development of epitaxial SOS growth techniques at NOSC and improvements of the laser process suggested in this paper may lead to device performance comparable to or exceeding that of bulk silicon devices.

## REFERENCES

1. Duey, S. J., G. W. Neudeck, "A Novel Quasi-Dielectrically Isolated Bipolar Transistor Using Epitaxial Lateral Overgrowth," in J. Jopke, ed., *Proceedings of the 1988 Bipolar Circuits & Technology Meeting*, 1988, pp. 241-244.
2. Jastrzebski, L., "Silicon on Insulators: Different Approaches-A Review," *J. Crystal Growth*, **70**, 253 (1984).
3. Cullen, G. W., "The Preparation and Properties of Chemically Vapor Deposited Silicon on Sapphire and Spinel," *J. Crystal Growth*, **9**, 107 (1971).
4. Lau, S., S. Matteson, J. Mayer, P. Revesz, J. Gyulai, J. Roth, T. Sigmon, T. Cass, "Improvement of Crystalline Quality of Epitaxial Si Layers by Ion Implantation Techniques," *Appl. Phys. Lett.*, **34**, 76 (1979).
5. Garcia, G. A., R. E. Reedy, "Electron Mobility within 100 nm of the Si/Sapphire Interface in Double-Solid-Phase Epitaxially Regrown SOS," *Electronics Letters*, **22**, 537 (1986).
6. Mayer, D. C., P. K. Vasudev, J. Y. Lee, Y. K. Allen, R. C. Henderson, "A Short-Channel CMOS/SOS Technology in Recrystallized 0.3  $\mu\text{m}$ -thick Silicon-on-Sapphire Films," *IEEE Electron. Dev. Lett.*, *EDL-5*, 156 (1984).
7. Jastrzebski, L., "Origin and Control of Material Defects in Silicon VLSI Technologies: An Overview," *IEEE Trans. Electron. Dev.*, *ED-29*, 475 (1982).
8. Heiman, F. P., P. H. Robinson, "Silicon-On-Sapphire Epitaxial Bipolar Transistors," *Solid State Electronics*, **11**, 411 (1968).
9. Russell, S. D., D. A. Sexton, "Excimer Laser-Assisted Etching of Silicon Using Chloropentafluoroethane," in R. Rosenberg, A. F. Bernhardt, J. G. Black, eds., *In-Situ Patterning: Selective Area Deposition and Etching*, Mater. Res. Soc. Proc., **158**, 325 (1990).
10. Russell, S. D., D. A. Sexton, "Excimer Laser Thinning of Backside Illuminated CCDs," NOSC TD-1697, Nov. 1989.
11. Lubben, D., S. A. Barnett, K. Suzuki, S. Gorbatskin, J. E. Greene, "Laser-Induced Plasmas for Primary Ion Deposition of Epitaxial Ge and Si Films," *J. Vac. Sci. Technol. B*, **3**, 968 (1985).
12. Abelson, J. R., T. W. Sigmon, K. B. Kim, K. H. Weiner, "Epitaxial  $\text{Ge}_x\text{Si}_{1-x}/\text{Si}$  (100) Structures Produced by Pulsed Laser Mixing of Evaporated Ge on Si (100) Substrates," *Appl. Phys. Lett.*, **52**, 230 (1988).
13. Bell, A. E., "Review and Analysis of Laser Annealing," *RCA Review*, **40**, 295 (1979).
14. Hess, L. D., G. Eckhardt, S. A. Kokorowski, G. L. Olson, A. Gupta, Y. M. Chi, J. B. Valdez, C. R. Ito, E. M. Nakaji, L. F. Lou, "Applications of Laser Annealing in IC Fabrication," in J. Narayan, W. L. Brown, R. A. Lemons, eds., *Laser-Solid Interactions and Transient Thermal Processing of Materials*, Mat. Res. Soc. Symp. Proc., **13**, 337 (1983).
15. Pressley, R. J., "Gas Immersion Laser Diffusion (GILDing)," in C. C. Tang, ed., *Laser Processing of Semiconductor Devices*, Proc. SPIE, **385**, 30 (1983).
16. Weiner, K. H., T. W. Sigmon, "Thin-Base Bipolar Transistor Fabrication Using Gas Immersion Laser Doping," *IEEE Electron. Dev. Lett.*, **10**, 260 (1989).

17. Lowndes, D. H., J. W. Cleland, W. H. Christie, R. E. Eby, G. E. Jellison, Jr., J. Narayan, R. D. Westbrook, R. F. Wood, "Pulsed Excimer Laser (308 nm) Annealing of Ion Implanted Silicon and Solar Cell Fabrication," in J. Narayan, W. L. Brown, R. A. Lemons, eds., *Laser-Solid Interactions and Transient Thermal Processing of Materials*, Mat. Res. Soc. Symp. Proc., 13, 407 (1983).
18. Weiner, K. H., "Fabrication of Thin-Base Bipolar Transistors Using Pulsed UV Laser Processing," Ph.D. Thesis, Stanford University, 1989.
19. Maa, J. S., J. J. O'Neil, "Reactive ion etching of Al and Al-Si films with CCL<sub>4</sub>, N<sub>2</sub> and BCl<sub>3</sub> mixtures," J. Vac. Sci. Technol. A, 1, 636 (1983).
20. Van Wijnen, P. J., R. D. Gardner, "A New Approach to Optimizing the Base Profile for High-Speed Bipolar Transistors," IEEE Electron Device Lett., 11, April 1990, pp. 149-152.
21. Russell, S. D., B. W. Offord, K. H. Weiner, "Bipolar Transistors in Silicon-on-Sapphire (SOS): Effects of Nanosecond Thermal Processing," 1990 IEEE SOS/SOI Technology Conference Proceedings, 115 (1990).

# REPORT DOCUMENTATION PAGE

Form Approved  
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget, Paperwork Reduction Project (0704-0188), Washington, DC 20503.

1. AGENCY USE ONLY (Leave blank)		2. REPORT DATE November 1990		3. REPORT TYPE AND DATES COVERED Final, 1 Oct 1989-30 Sep 1990	
4. TITLE AND SUBTITLE LASER PROCESSING OF SILICON ON SAPPHIRE (SOS) FOR FABRICATION OF BIPOLAR TRANSISTORS				5. FUNDING NUMBERS  553-EE16	
6. AUTHOR(S) B. W. Offord, S. D. Russell, K. H. Weiner					
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Naval Ocean Systems Center San Diego, CA 92152-5000				8. PERFORMING ORGANIZATION REPORT NUMBER  TR 1376	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Department of Energy Lawrence Livermore National Laboratory Livermore, CA 94550				10. SPONSORING/MONITORING AGENCY REPORT NUMBER	
11. SUPPLEMENTARY NOTES					
12a. DISTRIBUTION/AVAILABILITY STATEMENT  Approved for public release; distribution is unlimited.				12b. DISTRIBUTION CODE	
13. ABSTRACT (Maximum 200 words)  Nanosecond thermal processing using an excimer laser was used in the fabrication of NPN bipolar transistors in silicon-on-sapphire (SOS). Functional devices with current gain approaching 100 were obtained. The deleterious effects of diffusion pipes in SOS material were minimized using rapid laser activation of ion implanted dopant. Details of the device design, fabrication, and test results are included in this report.					
14. SUBJECT TERMS  bipolar transistor      silicon-on-sapphire (SOS) excimer laser          nanosecond thermal processing				15. NUMBER OF PAGES 32	
				16. PRICE CODE	
17. SECURITY CLASSIFICATION OF REPORT UNCLASSIFIED	18. SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED	19. SECURITY CLASSIFICATION OF ABSTRACT UNCLASSIFIED	20. LIMITATION OF ABSTRACT SAME AS REPORT		

# INITIAL DISTRIBUTION

Code 0012	Patent Counsel	(1)
Code 0144	R. November	(1)
Code 55	H. E. Rast	(1)
Code 551	G. Haviland	(1)
Code 553	B. W. Offord	(15)
Code 553	S. D. Russell	(15)
Code 553	G. A. Garcia	(1)
Code 554	E. P. Kelley	(1)
Code 554	E. Cartagena	(1)
Code 554	D. A. Sexton	(1)
Code 554	H. Walker	(1)

Defense Technical Information Center  
Alexandria, VA 22304-6145 (4)

NOSC Liaison Office  
Washington, DC 20363-5100 (1)

Center for Naval Analyses  
Alexandria, VA 22302-0268 (1)

Lawrence Livermore National  
Laboratory  
Livermore, CA 94550 (15)

Perigrine Electronics  
San Diego, CA 92106 (1)